# Using the MSO-19 with the Electronics Learning Lab

Link Instruments, Inc. 17A Daniel Rd East, Fairfield, NJ 07004 973-808-8990 fax: 306-3000 Internet: Sales@LinkInstruments.com <u>http://www.LinkInstruments.com</u>

MSO-19 Electronics Learning Lab supplement Link Instruments © 2008

This series of labs is designed to demonstrate the use of the MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator in an educational environment. The lessons build on the Radio Shack Electronics Learning Lab. They provide insight into the inner workings of the circuit with the use of high performance test and measurement equipment. It is a primer on the use of Oscilloscopes, Logic Analyzers and Pattern Generators (digital word generators).

The lessons go beyond switches and the simple flashing lights of the original labs. The waveforms are displayed on an Oscilloscope and Logic Analyzer. The Pattern Generator provides a repeatable data stream to the circuit without the need of toggling switches.

The powerful features and high-performance of the MSO-19 provide a great platform to teach and easily demonstrate advanced topics such as the affects of propagation delay, slew rate, hysteresis, setup times, etc...

Preconfigured settings files are provided to make setup and lesson plans easy. More sophisticated students can setup the instrument themselves. The windows based software simplifies lab report creation.

# **Table on contents**


555 TIMER	4
OPERATIONAL AMPLIFIER	10
CMOS OSCILLATOR	13
ONE SHOT	16
1 BIT ADDER	18
4 INPUT NAND GATE	20
4 INPUT COMPARATOR	22
SET-RESET LATCH	26
FLIP-FLOPS "D" flip-flop "T" flip-flop method 1 "T" flip-flop method 2	<b>28</b> 29 30 31
<b>COUNTERS</b> 2 bit ripple counter 2 bit synchronous counter 2 bit synchronous counter 1 of 4 decoder Decade counter Binary Up/Down counter	<b>32</b> 33 35 36 37 38

#### 555 Timer

Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 1, page 15.


- Tools: Radio Shack Electronics Learning Lab Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator
- Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It provides additional insight into the circuit with the use of an Oscilloscope.

The venerable 555 Timer IC is a chip that every budding Electrical Engineer needs to be familiar with as a rite of passage. The 555 will be wired in an astable configuration. We will start out by creating a simple circuit that uses the 555 Timer IC to flash a LED. You will use the MSO-19 Oscilloscope to view the inner workings of the circuit. The Oscilloscope will be used to probe various test points and give you more insight into the workings of the circuit than you would get with the LEDS provided in the original lab.





This is the circuit from page 15 with C1 changed from 10uF to 1uF. This will make the LED flash faster.



TP1	
<ul> <li>The frequency on the 555 is defined by 1 / (T1(charge time) + T2(discharge time))</li> <li>The charge time is defined as T1 = 0.693 x (R1+R2) x C1</li> <li>The discharge time is defined as</li> </ul>	
T2 = 0.693 x (R2) x C1 T1 is the high part of the square wave. T2 is the low part of the square wave.	Figure 6: (MSO-19 File: TP1.MSD)
By changing R1 resistance we change the charge rate and frequency. If we change R1 from 4.7K ohm to 470 ohm the charge rate speeds up.	
Note: the difference in the ramp shape on the top of the square wave. The frequency has increased as demonstrated by the increased number of pulses.	Figure 7: (MSO 10 Eile: TD1 D1 470 MSD)
Increasing R1 has the opposite effect. As we see in the example of changing R1 to 100K. Note: the discharge time stayed constant.	Figure 7: (MSO-19 File: TP1 R1 470.MSD)
If we change the discharge resister R2 from 10K to 1K the discharge time is reduced. The low time is now 1/10 of the duration. The change to the high part of the waveform is not as drastic.	TP1, R1=4.7K, R2= 1K

TP2	
View of capacitor C1's charge and discharge waveform.	TP2, R1=4.7K, R2= 10K
Notice the sharp discharge ramp that was the result of changing R2 from 10K to 1K.	TP2, R1=4.7K, R2= 1K WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW

TP3	
An interesting side note. On the TP3 plot we	TP3 (Oscilloscope set to 10ms /div)
see some noise on the rising edge. Since	21400-1315ted Spy4 Dudinope
the MSO-19 can sample at 200Msa/S, we can speed up our timebase and zoom in on	Ani and Second S
the glitches. The glitches are generated by	
the threshold circuit inside the 555 IC. It is	Toppe 2 2 3 100 cm 2 10 cm 2 1
due to the slow rise time.	
	Vertical CD 0
	Figure 12: (MSO-19 File: TP3 Glitch 1.MSD)
	TP3 (Oscilloscope set to 1ms/div)
	Any See 100//232
	Vecd
	VEn Other Ca C
	IL + K +
	Figure 13: (MSO-19 File: TP3 Glitch 3.MSD)
	TP3 (Oscilloscope set to 500ns/div)
	Hald         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -
	Figure 14: (MSO-19 File: TP3 Glitch 2.MSD)


1400	
VCO	
Pin 5 on the 555 is the voltage control pin.	TP3 (Slow VCO)
By changing the input voltage on pin 5 we	(1995) 19 Mard Signal Bricklerope · · · · · · · · · · · · · · · · · · ·
can further alter the frequency.	Auto Deer/div Stop: 2500//24/
The variable resister, circuit diagram on	Hotorid D <sup>+</sup>
page 89 of Radio Shack Workbook 1, affects	
this input voltage. The two oscilloscope	Tepper 1000.150/ -1.000mS
pictures to the right show the affect of turning	Stew State
the variable resistor.	Veloa
	VOW ONE
	1 200W ( 0W )
	Diagram 15 (VCO slow.MSD)
	• • • • • • • • • • • • • • • • • • •
	TP3 (Fast VCO)
	Adia Sredja Solav Z Sv Notovrid
	376W/ Prequency 5.354KZz
	- Velical 0
	2 sow? (ow)
	R + K +
	Diagram 16 (VCO fast.MSD)

# **Operational Amplifier**


Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 1, page 72.


- Tools: Radio Shack Electronics Learning Lab TL272 Dual Amplifier Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator
- Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It is also a demonstration of the MSO-19 Oscilloscope and Function Generator. In today's world of high-speed digital electronics the importance of analog circuits are often overlooked. Operational Amplifiers (OP Amps) are the fundamental building blocks of modern analog electronic designs. Two of the most popular topologies are Inverting and Non-Inverting amplifiers. In this exercise we will build a non-inverting amplifier with a gain of two using the TL272 IC.

The MSO-19 Function Generator will output a 1 bit pulse train which can be filtered with a low-pass filter to generate a sine wave output. This is the theory behind 1 bit DAC technology found in CD players.



TP1 (output of MSO-19)	
Configure the MSO-19's function generator to create a sine wave. Select Setup->Misc->Function Generator And click on <b>Sine.</b>	Colors and lines Logic Analyzer Print Cursors File Measurements Misc. About Done Cursor measurements relative to trigger position Cursor measurements Cursor measuremen
This will create a 1 bit DAC data stream that will be output from the MSO-19 BNC connector. By filtering this pulse train with a low-pass filter we can remove the high- frequency component and generate a sine wave.	Triangle Sine
	Figure 2: (MSO-19 File: Pulse Train.MSD)
This sets up the PG buffer with a pulse train pattern for Sine Wave. Select 50Msa. This will create a sine of 6.1Khz. Selecting other rates will create different output frequencies.	Part of period or diver         Functions           Res         9         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000
	Figure 3: (MSO-19 File: Pulse Train.MSD
Measuring from TP1 we see the pulse train output.	Image: Second
	Figure 4: (MSO-19 File: Pulse Train.MSD)






TP2 (Output of low-pass filter)	
Adjusting the PG sample rate of Figure 3 will	
affect the frequency of the signal seen at TP2.	
This is a picture of the output if sped up the sine wave by increasing the Pattern Generator rate to 100Msa.	Figure 7: (MSO 10 Eilo: TP2 100MS MSD)
	Figure 7: (MSO-19 File: TP2 100MS.MSD)

# **CMOS Oscillator**

Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 2, page 24.

Tools: Radio Shack Electronics Learning Lab MC14001IC Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator

Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab (28-280) Workbook 2, page 24. It is also a demonstration of the MSO-19 Oscilloscope and Logic Analyzer.
NAND and NOR gates can be use to create a simple oscillator. In the exercise, we will build an oscillator out of two NOR gates and explore the pins. The circuit will be based on Radio Shack's Electronics Learning Lab (28-280) and the MC14001 that comes in the kit. Refer to the "Digital Logic Projects" Workbook 2, page 24 for more details. Component value of C1 will change from 10uF to 0.1uF, to crank the frequency up a few notches.



TP1	
The Oscilloscope probe and Logic Analyzer channel 0 are both connected to TP1. The Oscilloscope input can display the analog waveform and the voltage level at any point measured. The Logic Analyzer only displays the "Logic High" and "Logic Low" signal. Notice the noise at the rising and falling edge of each pulse. By increasing the sample rate we can see greater edge detail. Notice how the Oscilloscope trace shows a gradual voltage rise and the Logic Analyzer can only show the high or low state.	Figure 3:         (MSO-19 File: Hysteresis closeup.MSD)
TP3	
The noise seen in Figure 3 is caused by the slow rise time at TP3. This causes the NOR gate to see multiple transitions at its logic threshold.	Figure 4: (MSO-19 File: TP3.MSD)

To alter the frequency of the oscillator, we can	
change the value of R2. For example, changing R2 from 22K ohm to 2.2K ohm will	Honey English Strate
increase the oscillation frequency.	C
	[00 ⊻] -392.000µ3 Tropµ Tropµ 100 + / + Fequeray
	(3000) 1.247XH2
	Vetcd
	V/0w Office Ch 0
	IX - 0C -
	Figure 5: (MSO-19 File: TP1_222.MSD)

# One shot

Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 2, page 25.

- Tools: Radio Shack Electronics Learning Lab MC14001IC Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator
- Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It is also a demonstration of the MSO-19 Oscilloscope, Logic Analyzer and Pattern Generator.

A "One shot" circuit is used to stretch the width of a pulse. We will build a circuit based on Radio Shack's Electronics Learning Lab (28-280) and the MC14001 that comes in that kit.




Figure 1:

The component value of C1was set to 0.1uF and R1 was set to 100K ohm to speed up the circuit.

The Pulse width of our one shot is defined by the RC constant of R1 and C1.	
We will use the MSO-19 Pattern Generator to create a pulse for the "One shot" to stretch.	
We will use the MSO-19 Logic Analyzer to capture the original pulse and the stretched pulse of the "One shot".	
Notice the single pulse on channel 0. Please refer to the MSO-19 manual for more information on creating a pulse.	Image: Selection     Rate   Solidssa   161   2   161   2   161   2   161   2   161   2   161   2   161   2   161   2   161   2   161   2   161   2   161   162   2   161   161   161   161   162   2   161   161   161   161   161   161   161   161   161   161   161   161   162   161   161   161   161   161   161   161   161   161   161   161   161   162   161   161   161   161   161   162   161   162   161   161   162   161   161   162   161   161   162   161   162   163   164   164   164   165   164  <
	Figure 2: (MSO-19 File: one shot.msd)
<ul><li>The Pattern Generator output can be seen on Logic Analyzer channel 0.</li><li>The Oscilloscope channel and Logic Analyzer channel 1 demonstrate the stretched signal from the "One shot".</li></ul>	Image: Second
Notice that our 10uS pulse (Ch0) is now stretched to 33uS wide (Ch1).	Vetcal         Ch         0           V.Dive         Other         Ch           1         Source         Ch
	Figure 3: (MSO-19 File: one shot.msd)
It is also possible to create a shorter pulse than our original pulse. Changing R1 from 100K to 10K, we get a smaller time constant, therefore a shorter pulse. The original 10uS pulse did not change, but the output of the "One shot" did.	If PCD 19 Protect Signal Data Reverse


#### 1 bit adder

Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 2, page 54.

- Tools: Radio Shack Electronics Learning Lab CD4011 and CD4070 ICs Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator
- Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It is also a demonstration of the MSO-19 Oscilloscope, Logic Analyzer and Pattern Generator.

One of the key functions of a modern digital computer is the ability to add. Subtraction, multiplication and division all derive from the add function. A Binary Adder is the basic building block from which larger adders are created. In this example we will build a Binary Full Adder.

The MSO-19 Pattern Generator output pins will replace the two input switches of the original lab. The operation of the circuit will be monitored on the Logic Analyzer pins of the MSO-19.



The Pattern Generator Channels 0 and 1 will simulate all the possible switch combinations, by generating the input conditions as a 2 bit counter.	Batern generator editor     Image: Selection       Rate     4       SMSa     62       4     50       82     10       82     10       82     10       82     10       82     10       82     10       82     10       90     10       100     10       100     10
	Gutput enable Ch0 Ch1 Ch2 Ch2 Ch3 Ch4 Ch5 Ch5 Ch6 Ch7 K Figure 2: (MSO-19 File: Adder.msd)
Logic Analyzer channels 0 and 1 show the	
input to the adder.	Ange         Ange         Trigger           Normal         Single         2.118425         2.00005         773.7807         715.83
Logic Analyzer channels 2 and 3 show the output of the adder.	Hadawi chi 2
As expected, the output matches the truth table on page 54. An interesting side note is that the output lags the input by 180ns. This is the propagation delay of this circuit through two ICs and wires. This will limit the operating frequency of this circuit to about 5.55Mhz.	Office         Ch 3           Tropy         Ch 3           LA + FPT -         Ch 3           DOCODAT         Ch 7           Voticut         Ch 7
	Figure 3: (MSO-19 File: Adder.msd)


# 4 input NAND gate

Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 2, page 44.

- Tools: Radio Shack Electronics Learning Lab CD4011 IC Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator
- Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It is also a demonstration of the MSO-19 Logic Analyzer and Pattern Generator.

Other than the inverter, most simple logic functions involve two inputs and one output. These functions can be AND, OR, XOR and their complements of NAND, NOR, XNOR. Complex functions can be created by mixing and matching the above mentioned building blocks into larger circuits. In this example, we will build a 4 input NAND gate out of five 2 input NAND gates.

The MSO-19 Pattern Generator output pins will replace the four input switches of the original lab. The operation of the circuit will be monitored on the Logic Analyzer pins of the MSO-19.



In the original lab you used 4 input switches to stimulate the 16 possible inputs to the circuit. In this version we will use the MSO-19 Pattern Generator to generate those 16 combinations. Start the MSO-19 Pattern Generator editor and select counter. We set start to 0 and stop to 15 to give us 16 possible values.	Counter Wizard: Pattern generator
The Pattern Generator output is now configured to count from 0 though 15 (16 possible values).	Pattern generator editor      X         Rate      Selection         0      Introde         0      Introde         0      Introde         0      Introde         0      Introde         2coom       Run mode         Invert       Clock         Expand       Input         SPI       Invert         Continuous          V       Ch 0         V       Ch 1         V       Ch 2         V       Ch 3         Ch 4
Logic Analyzer channels 0, 1, 2 and 3 show the 4 inputs to the NAND gate. Logic Analyzer channel 4 shows the output of the NAND. The output matches the truth table on page 45 of the workbook.	Image: Second Structure (Second Str

#### 4 input comparator


- Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 2, page 56.
- Tools: Radio Shack Electronics Learning Lab CD4070, CD4049 and ICD4011 ICs Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator
- Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It is also a demonstration of the MSO-19 Oscilloscope, Logic Analyzer and Pattern Generator.

Digital comparators are important building blocks in digital computers. They perform the all important IF function. In the simplest form, a comparator is just a XOR gate. Multi-bit comparators are constructed by combining the outputs of multiple XOR gates.


In this exercise we will use CD4070, CD4049 and ICD4011 ICs to form a 4 bit comparator.

The MSO-19's Pattern Generator will be used to cycle through the 16 possible states. This is accomplished by creating a 4 bit counter. The original lab used wires to encode the 4 mystery bits. We will be using the Pattern Generator for that also.


We will monitor the output of the circuit with the Oscilloscope and Logic Analyzer channels.



Binary 4 bit counter on ch0-3 of PG. Steady state level on ch47 of PG.	# Pottern generator editor         Image: Complexity of the complexity
The low pulse on the output of the comparator ,shown on the Oscilloscope trace, signifies a match between the mystery code and the counter value. The Mystery code is 1100 and the low pulse shows up just a bit behind the 1100 count. The delay is due to the propagation delay of the circuit.	Figure 2: (MSO-19 File: 4 bit comparator.msd)



Combining the TP4 and TP5 waveform we have a single low going pulse at the correct location. The final result is inverted because NAND gate is used in the final stage logic. One can add an Inverter, or use an AND gate to get a positive going pulse.



# Set-Reset latch


Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 2, page 27.

Tools: Radio Shack Electronics Learning Lab ICD4001 IC Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator

Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It is also a demonstration of the MSO-19 Logic Analyzer and Pattern Generator.

Memory is another important building block in today's digital circuit. The ability to remember a logic state combined with other fundamental digital logic building blocks form the basis of digital computing. In this exercise, we will examine the function of a simple Set-Reset Latch (SR latch). A SR latch can be constructed from two NOR gates.

The MSO-19 Pattern Generator output pins will replace the two input switches of the original lab. The operation of the circuit will be monitored on the Logic Analyzer pins of the MSO-19.





The pattern generator will provide the Set and Reset signal. We will examine the output on the Logic analyzer channels 0 to 3.	Pattern generator editor     Rate     Selection     Pattern generator editor     Pattern generator     Pattern generator
Channel 0 shows the "Set" signal. Channel 1 shows the "Reset" signal. Channel 2 shows "Q" of the Set-Reset latch Channel 3 shows "/Q" of the Set-Reset latch. Toggling the Set and Reset pin, we see the output pins go high and low. The complementary output pin "/Q" follows the non-inverting output "Q". The delay between the two outputs is exactly half of the input to output delay of the whole circuit. This is because the signal needs to propagate though two levels of NOR gate.	Figure 2: (MSO-19 File: SR Latch.MSD)

# Flip-Flops

Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 2, pages 68 and 69.

Tools: Radio Shack Electronics Learning Lab ICD4013 and ICD4049 ICs Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator

Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It is also a demonstration of the MSO-19 Logic Analyzer and Pattern Generator.

In this exercise we will explore the "D" and "T" flip-flop circuits.

The "D" flip-flop is used as a storage element in a digital circuit. It is a latch with Set-Reset functions and a complementary output. In addition to functioning as a storage element it can also be used in a counter design.

The "T" flip-flop is used in counter and divider designs.

In this exercise we will explore the differences between the two different types of flip-flops.

The MSO-19 Pattern Generator output pins will replace the four input switches of the original lab. The operation of the circuit will be monitored on the Logic Analyzer pins of the MSO-19.

"D" flip-flop	
	$\begin{array}{c} U1 \\ MC14013BCP \end{array}$
	Figure 1:
Configure MSO-19's Pattern Generator to create the necessary control signals: Data, Clock, Set and Reset. PG Channel 0 is Data PG Channel 1 is Clock PG Channel 2 is Set PG Channel 3 is Reset	Exaction         Functions         Date           High         Selection         Functions         Date           Value         Selection         Functions         Date           Value         Selection         Functions         Date           Value         Selection         Functions         Date           Value         Selection         Contents         Date           Value         Selection         Functions         Date           Value         Selection         Functions         Date           Value         Selection         Functions         Contents           Value         Selection         Functions         Contents           Value         Contents         Selection         Functions           Value         Selection         Functions         Selection           V
	Figure 2: (MSO-19 File: D_FlipFlop.MSD)
LA Channel 0 is Data LA Channel 1 is Clock LA Channel 2 is Set LA Channel 3 is Reset LA Channel 4 is "Q" output LA Channel 5 is "/Q" output The data must be stable for a certain amount of time before the rising clock edge of the receiving circuit. This is called "setup" time. Channel 4 shows the output of the "D" flip- flop. We expected it to follow the Data channel (LA0) and have four pulses. The reason we only see two is a "setup" time error.	Figure 3: (MSO-19 File: D_FlipFlop.MSD)
<ul> <li>This zoomed in view of Figure 3 shows 5 areas of interest.</li> <li>Area 1: We don't see output because there wasn't enough setup time.</li> <li>Area 2: We don't see output because data went high after the clock edge.</li> <li>Area 3: There was enough setup time and we see an output.</li> <li>Area 4: We don't see output because the Reset pin was high.</li> <li>Area 5: We have an output even though we don't have data. This is because the Set pin was high.</li> </ul>	T Data Clock Set Reset Output

"T" flip-flop method 1	
The "T" flip-flop is basically the same as a "D" flip-flop except the Data pin is wired to "/Q". This forces the data input pin to be the opposite state of the output pin Q. Let's look at the waveform. We'll configure the PG again.	$ \begin{array}{c}  U1a \\  MC1 401 3BCP \\  LAP D 4 3 \\ LA1 C 4 3 \\ LA2 B 3 6 \\ LA3 A 2 4 \\ 1 \end{array} $
	Figure 4:
Configure MSO-19's Pattern Generator to create the necessary control signals Clock, Set and Reset.	Image: Section         Functions         Functions           Zoom         Functions         Section         Functions           Zoom         Functions         Active cuptor sector
PG Channel 1 is Clock PG Channel 2 is Set PG Channel 3 is Reset	Days methe P Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Diff Di
LA Channel 0 is Data LA Channel 1 is Clock LA Channel 2 is Set LA Channel 3 is Reset LA Channel 4 is "Q" output LA Channel 5 is "/Q" output	Figure 5: (MSO-19 File: T_FlipFlop_1.MSD)
The "D" pin is now identical to "/Q" pin. SET and RESET still perform the same functions on the "Q" and "/Q" pins An interesting note, the "Q" pin is now toggling	Figure 6: (MSO-19 File: T_FlipFlop_1.MSD)
at half the rate of the clock pin. This is a divide by two counter and is the basis for a Binary Counter.	
Another look at the circuit without the SET and RESET signals.	Velocity from Signal (schwarge)       Image: Signal (schwarge)         V

"T" flip-flop method 2	
Another way to create a "T" flip-flop is to put an Inverting Gate after the "Q" signal and feed it back to the "D" pin.	U2a MC14049BCP 3 U1a MC14013BCP LA3 C LA3 A LA3 A Figure 8:
Both methods perform the same function. The only difference is the extra propagation delay caused by the Inverting Gate and the wiring delay.	Figure 9: (MSO-19 File: T_FlipFlop_inv.MSD)
In figure 10 we configured the MSO-19 Logic Analyzer to sample at a faster rate and we zoomed in. This gave us a much more detailed view of the point of interest. The lag caused by the Inverting gate can be measured by looking at the point that "Q" goes low and "D" goes high. We have placed the Logic Analyzer cursors "B" and "A" on those points. We can use the cursor measurement on the top of screen to see the time delay as "20nS",	Figure 10a:

#### Counters

- Reference: Radio Shack Electronics Learning Lab (28-280) Workbook 2, pages 72, 73, 12 and 13.
- Tools: Radio Shack Electronics Learning Lab CD4001, CD4013, CD 4017, CD 4029 and CD4070 ICs Link Instruments MSO-19 Oscilloscope/Logic Analyzer/Pattern Generator
- Overview: This lab is a supplement to the Radio Shack Electronics Learning Lab. It is also a demonstration of the MSO-19 Logic Analyzer and Pattern Generator.

In this exercise we will explore 4 types of counters: Ripple, Synchronous, Decade and Binary.

In the previous exercise we learned how "D" and "T" flip-flops operate. The toggling action forms the foundation of counters. Large counters can be built by combining multiple flip-flops.

The MSO-19 Pattern Generator output pins will replace the input switches of the original lab. The operation of the circuit will be monitored on the Logic Analyzer pins of the MSO-19.

2 bit ripple counter	
The ripple counter is simple to construct. The count will increment with each clock pulse and will reset when the reset pin is active. "/Q" from the previous stage is used as a clock for the next stage. Since the clock signal ripples down the counter chain the outputs do not switch simultaneously. As the clock speed and counter size increase	Figure 1:
glitches of false count will occur. This is due to asynchronous output switching.	
The MSO-19 Pattern Generator will provide a clock and a reset pulse.	Image: Selection       Image: Selection         Image: Selection
	(MSO-19 File: 2 bit counter ripple.MSD)
LA Channel 0: Clock LA Channel 1: Reset LA Channel 2: Q0 LA Channel 3: Q1 The count starts when the reset signal goes inactive. You will see the binary count cycling between 00, 01, 10,11, 00, 01, 10, 11 on pins Q0 and Q1	Vend     Vend     Vend       Vend     Vend
	(MSO-19 File: 2 bit counter ripple.MSD)

In figure 4 we increased the sampling rate of the MSO-19 Logic Analyzer to show the asynchronous characteristics of the circuit.	Figure 4: (MSO-19 File: 2 bit counter ripple_closeup.MSD)
A closer look shows that Q0 and Q1 do not transition at the same time. They are about 40nS apart. If you look at the Logic Analyzer Statelist window you will see the count on pins 2 and 3 going from "01" to "00" to "10" instead of "01" to "10". The "00" was a false count.	A-B       Time 7654 3210         40 nS       -20ns 0010 0101 25         -10ns 0010 0101 25       -15ns 0010 0101 25         -10ns 0010 0101 25       -5ns 0010 0101 25         -5ns 0010 0101 25       -5ns 0010 0001 21         0010 0001 21       10ns 0010 0001 21         10ns 0010 0001 21       20ns 0010 0001 21         20ns 0010 0001 21       25ns 0010 0001 21         20ns 0010 0001 21       35ns 0010 0001 21         35ns 0010 0001 21       35ns 0010 0001 21         35ns 0010 0001 21       55ns 0010 1001 29         40ns 0010 1001 29       55ns 0010 1001 29         Figure 4A:       Figure 4B:
Figure 5 shows what happens when you run the clock at too fast a rate. If the propagation delay exceeds the clock rate the counter stops working properly.	Figure 5: (MSO-19 File: 2 bit counter ripple 100M clk.MSD)

2 bit synchronous counter	
With the synchronous counter all the flip-flops change state on the same clock edge. The "D in" for each flip-flop stage is generated with external logic gates. This kind of counter can operate at a higher speed. The large amount of external logic is a disadvantage. The top speed is limited by the propagation delay of the feedback logic.	Figure 6:
An extra XOR gate is required in the second stage to make the input toggle. The same clock is shared between both flip-flops.	
LA Channel 0: Clock LA Channel 1: Reset LA Channel 2: Q0 LA Channel 3: Q1	Veloci       Veloci       Control       Contro       Control       Control
Figures 7A and 7B show how Q0 and Q1 are synchronized.	Figure 7:(MSO-19 File: counter synch 50M clk.MSD)         Image: Statelist Image: Sta
Figure 8 shows what happens when the sample clock is shorter than the propagation delay of the external logic gates. At input frequency of 50Mhz the counter works fine. But at 100Mhz, the second stage can not get its Din from the XOR in time, and the output Q1 failed to count correctly.	Image: Contract of the second seco

_	
2 bit synchronous counter 1 of 4 decoder	
In this decoder the 4 possible states of the 2 bit counter are translated into 4 unique status signals. These signals can be used to drive other circuits.	
The output of the binary counter is decoded	
with NOR gates. Refer to page 73 for more details.	Figure 9:
LA Channel 0: Clock	INSD-19 Mixed Signal Deciliarcope
LA Channel 1: Reset	Incom         GO         10 us/div         A         B         Trigger           Auto         Nonal         Srde         329,309,52         224,009,65         200,009         21,400,05
LA Channel 2: Q0	
LA Channel 3: Q1	
LA Channel 4: S0	
LA Channel 5: S1	
LA Channel 6: S2	- Vetical
LA Channel 7: S3 Q0 and Q1 are the outputs of the counter. S0, S1, S2 and S3 are the decoded translations of Q0 and Q1.	Figure 10: (MSO-19 File: counter synch 2M clk 1of4 seq.MSD)
When Q0=0 and Q1=0 S0 =1	
When Q0=1 and Q1=0 S1 =1	
When Q0=0 and Q1=1 S2 =1	
When Q0=1 and Q1=1 S3 =1	
Since we used a synchronous counter there were no errors in our decoder output. Had we used a ripple counter we would have seen narrow glitches due to the asynchronous nature of the counter.	

Describer of the	
Decade counter	
We can buy larger counters in single chip packages. This saves time and space.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
A decade counter is a larger version of the circuit we just built. It counts to 10. The CD4017 is both a decade counter and a	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
decoder in one package (see page 12).	
Again, we will control it using the MS0-19 PG pins.	Figure 11:
The MSO-19 Pattern Generator will provide Reset, Clock, and Count Enable.	Pattern generator editor       Rate     Selection       4     HIGH       10Ksa     986       400ms)     996       400ms)     993   Counter Clock Expand Input
PG Channel 0: Reset	4 SPI Invert
PG Channel 1: Clock	Zoom Run mode Active output range
PG Channel 2: /CE	Image: Manual statt     Image: Manual statt       Image: Continuous     Image: Manual statt   Start addr 0 End addr 1023
	Output enable
	Image: Chi and Chi an
	Ch3 Ch4
	Ch5 Ch6
	Ch7
	Figure 12: (MSO-19 File: Decade Counter Decoder.MSD)
LA Channel 0: Reset	INSO-19 Mared Signal Occidence
LA Channel 1: Clock	Instruction         A - B         Trigger           Auto         Nonel         2:00,000         21,000
LA Channel 2: /CE	
LA Channel 3: S0	
LA Channel 4: S1 LA Channel 5: S2	
LA Channel 6: S3	
LA Channel 7: Carry out	- Vetical V/Div Offset
	300mV ( OnV )
You will notice that S0, S1, S2 and S3 appear	
the same as they did the previous example.	Figure 12:
	Figure 13: (MSO-19 File: Decade Counter Decoder.MSD)
Reset will clear the count.	,
When /CE is high the count stops.	
The Carry out is used to cascade to the signal into additional counter chips.	

Binary Up/Down counter	
The CD4029 is an up/down binary/decade loadable counter (see page 13).	UI HOF4029BEY $D \longrightarrow LA4   15   CLK   CD   7   1   CLK   CD   7   1   1   2   A   LA0$
An up/down counter can increment or decrement the count.	$B = \begin{array}{ccccccccccccccccccccccccccccccccccc$
A decade counter goes from 0 to 9 and repeats.	
A binary counter goes from 0 to 15 and repeats.	Figure 14:
A loadable counter allows you to start the count at a specific value instead of always starting at 0.	
We will use the MSO-19 Pattern Generator to exercise the various control pins.	If definition general is oblight         Factors         Date         A (2) (5)           Factor         Factors         Date         Date         A (2) (5)           Factors         Factors         Date         Date         A (2) (5)
PG Channel 4: Clock PG Channel 5: PSE PG Channel 6: Binary/Decade PG Channel 7: Up/Down	Figure 15: (MSO-19 File: Up Down Cnt.MSD)
LA Channel 0: Q0 LA Channel 1: Q1 LA Channel 2: Q2 LA Channel 3: Q3 LA Channel 4: Clock LA Channel 5: PSE LA Channel 6: Binary/Decade LA Channel 7: Up/Down Since there is no Reset pin on the CD4029, we pre-wire the parallel load data pins to 0000. When PSE (parallel load enable) is	Figure 16: (MSO-19 File: Up Down Cnt.MSD)
active we will clock in 0000, which is the same as Reset.	
Channel 6 is Binary or Decade mode. As you can see the first half of the buffer is Binary mode and second half is Decade mode.	
Channel 7 selects up or down count. The first half of each section is high and the second is low.	

Examining the lower nibble of Statelist output	
Examining the lower nibble of Statelist output	Statelist
will show the count sequence.	i 🖪 🛅
Binary Up count	Time 7654 3210
	58.000uS 1101 1110 DE
	58.500uS 1101 1110 DE
	59.000uS 1100 1110 CE
	59.500uS 1100 1110 CE
	60.000uS 1100 1110 CE
	60.500uS 1100 1110 CE
	61.000uS 1101 <b>1111</b> D <b>F</b> 61.500uS 1101 <b>1111</b> D <b>F</b>
	62.000uS 1101 1111 DF
	62.500uS 1101 1111 DF
	63.000uS 1100 1111 CF
	63.500uS 1100 1111 CF
	64.000uS 1100 1111 CF
	64.500uS 1100 1111 CF
	65.000uS 1101 0000 DO
	65.500uS 1101 0000 DO
	66.000uS 1101 0000 DO
	66.500uS 1101 0000 D0
	67.000uS 1100 0000 CO
	67.500uS 1100 <b>0000</b> C <b>O</b> 68.000uS 1100 <b>0000</b> C <b>O</b>
	68.500uS 1100 0000 CO
	69.000uS 1101 0001 D1
	- Print -
	Figure 17: (MSO-19 File: Up Down Cnt.MSD)
Rinary Count down selected, count is going	
Binary Count down selected, count is going down. Bit 7 (U/D) going from 1 to 0.	Statelist
	Statelist
	Time 7654 3210
	Time 7654 3210 88.500uS 1100 0101 C5
	Time 7654 3210
	Statelist       Image: Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         90.000uS       1101       0110       D6
	Statelist       Image: Constraint of the state of the st
	Statelist       Image: Constraint of the state of the st
	Statelist       Image: Constraint of the state of the st
	Statelist         Time       7654       3210         88.500us       1100       0101       C5         89.000us       1101       0110       D6         90.000us       1101       0110       D6         90.000us       1101       0110       D6         90.500us       1101       0110       D6         91.000us       0100       0110       46         92.000us       0100       0110       46
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         99.500uS       1101       0110       D6         90.000uS       1101       0110       D6         90.500uS       1101       0110       D6         91.000uS       0100       0110       46         91.500uS       0100       0110       46         92.000uS       0100       0110       46
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         89.500uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       1101       0110       D6         90.500uS       1101       0110       D6         91.000uS       0100       0110       46         92.000uS       0100       0110       46         92.500uS       0100       0110       46         93.000uS       0101       0101       55
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         89.500uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       1101       0110       D6         90.500uS       1101       0110       D6         91.000uS       0100       0110       46         92.000uS       0100       0110       46         92.500uS       0100       0110       46         93.000uS       0101       0101       55         93.500uS       0101       0101       55
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         89.500uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       1101       0110       D6         90.500uS       1101       0110       D6         91.000uS       0100       0110       46         92.000uS       0100       0110       46         92.500uS       0100       0110       46         93.000uS       0101       0101       55
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       1101       0110       D6         91.000uS       0100       0110       46         92.000uS       0100       0110       46         92.500uS       0100       0110       55         93.000uS       0101       0101       55         94.000uS       0101       0101       55
	Statelist         Time       7654       3210         88.500us       1100       0101       C5         89.000us       1101       0110       D6         90.000us       1101       0110       D6         90.000us       1101       0110       D6         90.500us       1101       0110       D6         90.500us       1101       0110       D6         91.000us       0100       0110       46         92.000us       0100       0110       46         92.500us       0100       0110       55         93.000us       0101       0101       55         94.000us       0101       0101       55         95.000us       0100       0101       45         95.500us       0100       0101       55
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         89.500uS       1101       0110       D6         90.000uS       1101       0110       D6         90.500uS       1101       0110       D6         91.000uS       0100       0110       46         91.500uS       0100       0110       46         92.500uS       0100       0110       46         92.500uS       0100       0110       55         93.000uS       0101       0101       55         94.000uS       0101       0101       55         94.500uS       0100       0101       45         95.500uS       0100       0101       45         95.500uS       0100       0101       55         95.000uS       0100       0101       45         95.500uS       0100       0101       45
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         89.500uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       1101       0110       D6         90.000uS       0100       0110       46         91.000uS       0100       0110       46         92.000uS       0100       0110       55         93.000uS       0101       0101       55         93.000uS       0101       0101       55         94.000uS       0101       0101       55         95.000uS       0100       0101       45         95.500uS       0100       0101       45         96.000uS       0100       0101       45         96.000uS       0100       0101       45
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         90.000uS       0100       0110       46         91.000uS       0100       0110       46         92.000uS       0100       0110       55         93.000uS       0101       0101       55         93.000uS       0101       0101       55         94.000uS       0101       0101       55         94.000uS       0101       0101       55         95.000uS       0100       0101       45         95.500uS       0100       0101       45         96.000uS       0100       0101       45         96.500uS       0100       0101       45         97.000uS       0101       0100       54
	Statelist         Time       7654       3210         88.500uS       1100       0101       C5         89.000uS       1101       0110       D6         90.000uS       1101       0110       D6         91.000uS       0100       0110       46         92.000uS       0100       0110       46         92.000uS       0100       0110       55         93.000uS       0101       0101       55         94.000uS       0101       0101       55         94.000uS       0101       0101       55         94.000uS       0101       0101       55         95.000uS       0100       0101       45         96.000uS       0100       0101       45         96.000uS       0100       0101       45         96.000uS       0100       0101       45         96.000uS       0100       0101       54
	Statelist         Time       7654       3210         88.500us       1100       0101       C5         89.000us       1101       0110       D6         90.000us       1101       0110       D6         90.000us       1101       0110       D6         90.500us       1101       0110       D6         90.500us       1101       0110       D6         91.000us       0100       0110       46         91.500us       0100       0110       46         92.000us       0100       0110       55         93.500us       0101       0101       55         93.500us       0101       0101       55         94.000us       0101       0101       55         95.000us       0100       0101       45         95.500us       0100       0101       45         96.000us       0100       0101       45         96.500us       0100       0101       45         96.500us       0100       0101       45         97.000us       0101       0100       54         97.500us       0101       0100       54
	Statelist         Time       7654       3210         88.500us       1100       0101       C5         89.000us       1101       0110       D6         90.000us       1101       0110       D6         90.000us       1101       0110       D6         90.500us       1101       0110       D6         90.500us       1101       0110       D6         91.000us       0100       0110       46         91.500us       0100       0110       46         92.000us       0100       0110       55         93.500us       0101       0101       55         93.500us       0101       0101       55         94.000us       0101       0101       55         95.500us       0100       0101       45         96.000us       0100       0101       45         96.500us       0100       0101       45         97.000us       0101       0100       54         97.500us       0101       0100       54         98.000us       0101       0100       54         98.500us       0101       0100       54
	Statelist         Image: Statelist
	Statelist         Time       7654       3210         88.500us       1100       0101       C5         89.000us       1101       0110       D6         90.000us       1101       0110       D6         90.000us       1101       0110       D6         90.500us       1101       0110       D6         90.500us       1101       0110       D6         91.000us       0100       0110       46         91.500us       0100       0110       46         92.000us       0100       0110       55         93.500us       0101       0101       55         93.500us       0101       0101       55         94.000us       0101       0101       55         95.500us       0100       0101       45         96.000us       0100       0101       45         96.500us       0100       0101       45         97.000us       0101       0100       54         97.500us       0101       0100       54         98.000us       0101       0100       54         98.500us       0101       0100       54

Decede counting. The lower ribble only	
Decade count up. The lower nibble only	Statelist
counts up to 9, then it wraps around to 0.	
	Time 7654 3210
	280.000uS 1000 <b>1001</b> 8 <b>9</b>
	280.500uS 1000 <b>1001</b> 8 <b>9</b>
	281.000uS 1001 <b>0000</b> 9 <b>0</b>
	281.500uS 1001 <b>0000</b> 9 <b>0</b>
	282.000uS 1001 0000 90
	282.500uS 1001 0000 90
	283.000uS 1000 0000 80
	283.500uS 1000 0000 80
	284.000uS 1000 0000 80 284.500uS 1000 0000 80
	285.000uS 1001 0001 91
	285.500uS 1001 0001 91
	286.000uS 1001 0001 91
	286.500uS 1001 0001 91
	287.000uS 1000 0001 81
	287.500uS 1000 0001 81
	288.000uS 1000 0001 81
	288.500uS 1000 0001 81
	289.000uS 1001 <b>0010</b> 9 <b>2</b>
	289.500uS 1001 <b>0010</b> 9 <b>2</b>
	290.000uS 1001 0010 92
	290.500uS 1001 <b>0010</b> 9 <b>2</b>
	291.000uS 1000 <b>0010</b> 82
	Figure 19: (MSO-19 File: Up Down Cnt.MSD)
Dependence wat device a cleated, water the lawser	
Decade count down selected, notice the lower	Statelist
nibble counts from 2 to 4 back down to 3 as	
nibble counts from 2 to 4 back down to 3 as	
	Time 7654 3210
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time 7654 3210 292.000us 1000 0010 82
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time 7654 3210 292.000uS 1000 0010 82 292.500uS 1000 0010 82
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time 7654 3210 292.000uS 1000 0010 82 292.500uS 1000 0010 82 293.000uS 1001 0011 93
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time 7654 3210 292.000uS 1000 0010 82 292.500uS 1000 0010 82 293.000uS 1001 0011 93 293.500uS 1001 0011 93
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time 7654 3210 292.000uS 1000 0010 82 292.500uS 1000 0010 82 293.000uS 1001 0011 93 293.500uS 1001 0011 93
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time 7654 3210 292.000uS 1000 0010 82 292.500uS 1000 0010 82 293.000uS 1001 0011 93 293.500uS 1001 0011 93 294.000uS 1001 0011 93 294.500uS 1001 0011 93
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         295.000uS       1000       0011       83
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         295.000uS       1001       0011       93         295.500uS       1000       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         295.000uS       1001       0011       93         295.500uS       1000       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83         296.500uS       1000       0011       83         297.000uS       0001       0100       14
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         294.000uS       1001       0011       93         295.000uS       1001       0011       93         295.500uS       1000       0011       83         296.000uS       1000       0011       83         296.500uS       1000       0011       83         297.000uS       0001       0100       14
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         295.000uS       1001       0011       93         295.500uS       1000       0011       83         296.000uS       1000       0011       83         296.500uS       1000       0011       83         297.000uS       0001       0100       14         297.500uS       0001       0100       14
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         294.500uS       1001       0011       93         295.000uS       1000       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83         297.000uS       0001       0100       14         298.000uS       0001       0100       14
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         294.500uS       1001       0011       93         295.000uS       1001       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83         297.000uS       0001       0100       14         297.500uS       0001       0100       14         298.000uS       0001       0100       14         298.500uS       0001       0100       14         299.000uS       0000       0100       14
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         294.500uS       1001       0011       93         295.000uS       1001       0011       93         295.500uS       1000       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83         296.500uS       0001       0100       14         297.500uS       0001       0100       14         298.500uS       0001       0100       14         299.000uS       0000       0100       04
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         294.500uS       1001       0011       93         295.000uS       1001       0011       93         295.500uS       1000       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83         297.000uS       0001       0100       14         298.500uS       0001       0100       14         299.000uS       0001       0100       14         299.000uS       0000       0100       14         299.500uS       0000       0100       04
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         295.000uS       1001       0011       93         295.000uS       1001       0011       93         295.000uS       1000       0011       83         295.000uS       1000       0011       83         296.000uS       1000       0011       83         297.000uS       0001       1000       14         297.500uS       0001       0100       14         298.000uS       0001       0100       14         299.000uS       0000       0100       14         299.000uS       0000       0100       14         299.000uS       0000       0100       14         299.500uS       0000       0100       14         299.500uS       0000       0100       14         299.500uS       0000       0100       14 <t< th=""></t<>
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         294.500uS       1001       0011       93         294.500uS       1001       0011       93         295.000uS       1000       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83         297.500uS       0001       0100       14         297.500uS       0001       0100       14         298.000uS       0001       0100       14         299.000uS       0000       0100       14         299.500uS       0000       0100       14 <t< th=""></t<>
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         294.000uS       1001       0011       93         294.500uS       1001       0011       93         294.500uS       1001       0011       93         295.000uS       1001       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83         297.000uS       0001       0100       14         298.000uS       0001       0100       14         299.000uS       0000       0100       14         299.500uS       0000       0100       14         299.000uS       0000       0100       14         299.500uS       0000       0100       14 <t< th=""></t<>
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         294.500uS       1001       0011       93         294.500uS       1001       0011       93         295.000uS       1000       0011       83         295.500uS       1000       0011       83         296.000uS       1000       0011       83         297.500uS       0001       0100       14         297.500uS       0001       0100       14         298.000uS       0001       0100       14         299.000uS       0000       0100       14         299.500uS       0000       0100       14 <t< th=""></t<>
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000uS       1000       0010       82         292.500uS       1000       0010       82         293.000uS       1001       0011       93         293.500uS       1001       0011       93         294.000uS       1001       0011       93         294.500uS       1001       0011       93         294.500uS       1001       0011       93         295.000uS       1000       0011       83         295.000uS       1000       0011       83         296.500uS       1000       0011       83         297.000uS       0001       0100       14         297.500uS       0001       0100       14         298.000uS       0001       0100       14         299.500uS       0000       0100       04         300.000uS       0000       0100       04         301.000uS       0001       0011       13         301.500uS       0001       0011       13         301.500uS       0001       0011       13         302.000uS       0001       0011       13
nibble counts from 2 to 4 back down to 3 as the bit7(U/D) went to 0 to select counting	Time       7654       3210         292.000us       1000       0010       82         293.000us       1001       0011       93         293.000us       1001       0011       93         293.000us       1001       0011       93         293.500us       1001       0011       93         293.500us       1001       0011       93         294.000us       1001       0011       93         295.500us       1000       0011       83         295.500us       1000       0011       83         296.500us       1000       0011       83         297.000us       0001       0100       14         297.500us       0001       0100       14         298.500us       0001       0100       14         299.000us       0000       0100       04         300.500us       0000       0100       04         301.000us       0001       0011       13         301.500us       0001       0011       13         302.000us       0001       0011       13         302.000us       0001       0011       13